

WHAT IS CLAIMED IS:

1. A system comprising:

a bus;

a first transmitter connected to the bus and configured to transmit a first signal over the bus in a first frequency band;

a second transmitter connected to the bus and configured to transmit a second signal over the bus in a second frequency band at the same time that the first transmitter is transmitting the first signal;

a first receiver connected to the bus and configured to receive the first signal transmitted over the bus in the first frequency band; and

a second receiver connected to the bus and configured to receive the second signal transmitted over the bus in the second frequency band,

wherein the first frequency band and the second frequency band occupy different portions of the frequency spectrum.

2. The system of claim 1 wherein the first transmitter includes a first filter having a first cutoff frequency defining at least in part the first frequency band.

3. The system of claim 1 wherein the first transmitter includes a first encoder defining at least in part the first frequency band.

4. The system of claim 3 wherein the first encoder has a defined first run length defining at least in part the first frequency band.

5. The system of claim 3 wherein the first encoder comprises a combinational logic table.

1 6. The system of claim 1 wherein the first transmitter and
2 the second receiver are part of a single chip.

1 7. The system of claim 1 wherein the first frequency band
2 and the second frequency band are fixed.

1 8. The system of claim 1 further comprising a band setting
2 unit configured to set the first frequency band and the
3 second frequency band in response to an input signal.

1 9. The system of claim 8 further comprising a user
2 selection device configured to generate the input signal.

1 10. The system of claim 8 further comprising a first
2 arbitration module and a second arbitration module
3 configured to arbitrate between one another to generate the
4 input signal.

1 11. The system of claim 1 wherein the first transmitter
2 and the second receiver are associated with a
3 microprocessor.

1 12. The system of claim 1 wherein the first transmitter
2 and the second receiver are associated with a memory
3 storage device.

1 13. The system of claim 1 wherein the first transmitter
2 and the second receiver are associated with a chipset.

1 14. The system of claim 1 wherein:
2 the first transmitter includes a first output connected
3 to the bus;
4 the second transmitter includes a second output connected
5 to the bus;

the first receiver includes a first input connected to the bus; and

the second receiver includes a second input connected to the bus.

15. A microprocessor comprising:

a transmitter configured to transmit a first signal over a bus in a first frequency band; and

a receiver configured to receive a second signal simultaneously transmitted over the bus in a second frequency band,

wherein the first frequency band and the second frequency band occupy different portions of the frequency spectrum.

16. The microprocessor of claim 15 wherein the transmitter includes a first filter having a first cutoff frequency defining at least in part the first frequency band.

17. The microprocessor of claim 15 wherein the transmitter includes a first encoder defining at least in part the first frequency band.

18. The microprocessor of claim 15 wherein the first frequency band and the second frequency band are fixed.

19. A memory comprising:

a transmitter configured to transmit a first signal over a bus in a first frequency band; and

a receiver configured to receive a second signal simultaneously transmitted over the bus in a second frequency band,

wherein the first frequency band and the second frequency band occupy different portions of the frequency spectrum.

1 20. The memory of claim 19 wherein the transmitter
2 includes a first filter having a first cutoff frequency
3 defining at least in part the first frequency band.

1 21. The memory of claim 19 wherein the transmitter
2 includes a first encoder defining at least in part the
3 first frequency band.

1 22. The memory of claim 19 wherein the first frequency
2 band and the second frequency band are fixed.

1 23. A chipset device comprising:
2 a transmitter configured to transmit a first signal over
3 a bus in a first frequency band; and
4 a receiver configured to receive a second signal
5 simultaneously transmitted over the bus in a second
6 frequency band,
7 wherein the first frequency band and the second frequency
8 band occupy different portions of the frequency spectrum.

1 24. The chipset device of claim 23 wherein the transmitter
2 includes a first filter having a first cutoff frequency
3 defining at least in part the first frequency band.

1 25. The chipset device of claim 23 wherein the transmitter
2 includes a first encoder defining at least in part the
3 first frequency band.

1 26. The chipset device of claim 23 wherein the first
2 frequency band and the second frequency band are fixed.

1 27. A method of transmitting data within a device,
2 comprising:
3 transmitting a first signal over a bus in a first
4 frequency band;

5 transmitting a second signal over the bus in a second
6 frequency band;
7 receiving the first signal transmitted over the bus; and
8 receiving the second signal transmitted over the bus,
9 wherein:

10 the first frequency band and the second frequency
11 band occupy different portions of the frequency spectrum;
12 and

13 transmitting the first signal, transmitting the
14 second signal, receiving the first signal, and receiving
15 the second signal all occur simultaneously.

1 28. The method of claim 27 wherein transmitting the first
2 signal includes encoding an output to form the first signal
3 in the first frequency band.

1 29. The method of claim 28 wherein transmitting the first
2 signal includes encoding an output to form the first signal
3 with a defined first run length.

1 30. The method of claim 27 further comprising setting a
2 spectral band of the first frequency band and the second
3 frequency band based upon a set signal.

1 31. The method of claim 30 further comprising generating
2 the set signal by arbitrating between two components on the
3 bus.

1 32. The method of claim 30 further comprising generating
2 the set signal by receiving a selection signal from a user.

1 33. The method of claim 27 wherein:
2 transmitting the first signal includes requesting memory
3 data from a memory; and

4 transmitting the second signal includes returning memory
5 data from a memory.

0998013 11001